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This paper discusses how classical transport theories such as the thermionic emission (Ref. [1]), can be used as a powerful tool
for the study and the understanding of the most complex mechanisms of transport in Fin Field Effect Transistors (FinFETs).
By means of simple current and differential conductance measurements, taken at different temperatures and different gate
voltages (VG’s), it is possible to extrapolate the evolution of important parameters such as the spatial region of transport and
the height of thermionic barrier at the centre of the channel. Furthermore, if the measurements are used in conjunction with
simulated data, it becomes possible to also extract the interface trap density of these objects. These are important results,
also because these parameters are extracted directly on state-of-the-art devices and not in specially-designed test structures.
The possible characterisation of the different regimes of transport that can arise in these ultra-scaled devices having a doped
or an undoped channel are also discussed. Examples of these regimes are, full body inversion and weak body inversion.
Specific cases demonstrating the strength of the thermionic tool are discussed in sections I, II and III. This text has been
designed as a comprehensive overview of 4 related publications [2–5] and has been submitted as a book chapter in Ref. [6].
PACS numbers:
I. TRANSPORT IN DOPED N-FINFETS
Non-planar field-effect transistors called FinFETs [7]
have been developed to solve the issues of gate control en-
countered with the standard planar geometry when the
channel length is reduced to a sub-45 nm size. Their
triple-gate geometry is expected to have a more efficient
gate action on the channel and to solve the leakage prob-
lem through the body of the transistor, one of the most
dramatic short channel effects [7]. However, their truly
three-dimensional (3D) structure makes doping -and thus
also potential- profiles very difficult to simulate and to
understand using previous knowledge on device technol-
ogy. Transport studies at low temperature, where the
thermally activated transport is suppressed, can bring
insight to these questions by measuring local gate ac-
tion. For these reasons, in a recent work (Ref. [2]), the
potential profile of these devices has been investigated
by conductance measurements. This has allowed the ob-
servation of the formation of a sub-threshold channel at
the edge of the silicon nanowire. This corner effect has
been proposed [8, 9] as an additional contribution to the
sub-threshold current in these 3D triple-gate structures,
where the edges of the nanowire experience stronger gate
action due to the geometric enhancement of the electric
field. However, besides extensive simulation work [8, 9]
-due to the difficulties with these 3D structures- very lit-
tle experimental work [10] has been published previous
to the ones discussed in this chapter. This paragraph fo-
cusses on the description of the experimental observation
of the corner effect on doped devices identical to the ones
described in Ref. [2] (see Fig. 1 (a)).
∗Electronic address: g.tettamanzi@unsw.edu.au
A. Thermionic emission in doped FinFET devices
The aim of this section is to show that, by using a
combination of differential conductance (G=dISD/dVSD)
versus VG traces taken at different temperature, and of
low temperature Coulomb blockade (CB) (see [2] and ref-
erences therein) measurements, it is possible to infer the
existence of a dot located at the edge of the fin and thus
of the corner effect [8, 9]. In the investigated device se-
ries the height of the fin wire is always H = 65 nm, while
the width ranges from W = 35 nm to 1 µm and the
gate length ranges from L = 50 nm to 1 µm. The rela-
tively high p-type doping (∼ 1018 cm−3) of the channel
wire is chosen to ensure a depletion length shorter than
half the channel length in order to have a fully devel-
oped potential barrier in this n-p-n structure and so to
keep the conductance threshold at a large enough positive
gate voltage. The characteristics at room temperature of
these nanoscale FinFETs look therefore similar to those
of their larger planar counterparts (see Fig. 1 (b) at 300
K). For sub-threshold voltages, a thermionic barrier (Eb)
[1] exists between the source and drain electron reservoirs
and the transport is thermally activated at high enough
temperature, as shown in Fig. 2 (a) and Fig. 2 (b). For
very short devices, G is simply given by the thermionic
emission above the barrier according to the formula [1]:
G3D = SAAA
∗T
e
kB
exp
(
− Eb(VG)
kBT
)
(1)
where the effective Richardson constant A* for Si is 2.1×
120 A cm2 K2, T is the temperature, kB the Boltzmann
constant, e the elementary charge and SAA represents the
active cross section, which can be interpreted as a good
estimation of the portion of the physical cross section
area through which transport preferentially occurs [1].
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2FIG. 1: a) Schematic of the FinFET geometry where the gate surrounds the Si nanowire (the fin). b) Low Bias differential
conductance vs gate voltage for a long and narrow silicon FinFET (L = 950 nm, W = 35 nm)
B. Analysis of the thermionic regime (high
temperatures)
Several samples have been measured in this thermionic
regime (80 K 6 T 6 250 K) and their conductance has
been fitted using Eq. (1) to obtain Eb and SAA (see Fig.
2 (c) and Fig. 2 (d)). The two 385 nm wide samples
have the same cross section SAA ≈ 4 nm2 although their
length differ by a factor of 2. It is therefore possible to
conclude that, in the sub-threshold regime transport is
dominated by thermionic emission in these devices. The
two 135 nm wide samples, however, have different SAA
values, but this cannot imply a diffusive transport since
the longest sample has the largest conductance. Another
result is that the cross section SAA ≈ 4 nm2 is much
smaller than the channel width W (135 or 385 nm) mul-
tiplied by the channel interface thickness (about 1 nm).
This result is consistent with the corner effect that pro-
duces a lower conduction band (stronger electric field)
along the two edges of the wire, where the current will
flow preferentially (Fig. 3 (b)). The barrier height Eb
versus gate voltage is plotted in Fig. 2 (c). The data
extrapolated to zero gate voltage are consistent with a
220 meV barrier height calculated for a p-type channel
in contact with a n++ gate through a 1.4 nm SiO2 di-
electric [1]. The linear dependence of the barrier height
shows a good channel/gate coupling ratio, α= dEb/(dVG)
= 0.68, due to the triple-gate geometry with a thin gate
oxide. At higher gate voltage (above 300 mV), the cou-
pling ratio decreases and a finite barrier survives up to
large voltages.
C. Analysis of the Coulomb blockade regime (low
temperatures)
Analysis of the low-temperature transport (4 K 6 T
6 60 K, see Fig. 3 (c)) shows that the gate action re-
mains constant inside the channel where localised states
are formed. Two confining barriers are formed in the ac-
cess regions (between channel and contacts), where the
concentration of implanted arsenic atoms is reduced by
the masking silicon nitride spacers placed next to the gate
(see Fig. 3 (a)). For long channels and at low tempera-
tures the conductance develops fluctuations versus gate
voltage (see Fig. 1 (b)) with a pattern that reproduces
after thermal cycling (at least for the main features).
These fluctuations are caused by quantum interferences
in the channel. For gate voltages close to the threshold,
charge localisation occurs, especially for short fins. In
fact, when short channel devices are cooled down to 4.2
K, conductance pattern develops a series of peaks, as can
be seen in Fig. 3 (c), that can be attributed to Coulomb
blockade of electrons in the potential well created in the
channel by the two tunnel barriers of the low-doped ac-
cess regions [2]. This interpretation is supported by the
channel-length dependence of the peak spacing discussed
later. An explanation in terms of a quantum well formed
by an impurity can be ruled out. An impurity or defect
could not accept many electrons, i.e.: more than 20 for
the 100 nm sample in Fig. 4 (b), since they represent a
single charge or empty state.
D. Interpretation of the results
These results can be interpreted as follows; devices
with shorter channel act as quantum dots where the con-
duction electrons are spatially localised and are Coulomb
blockade for the transport by a finite charging energy
bias. In the stability diagram of a quantum dot (see
Fig. 3 (d)), the slopes of a triangular conducting sec-
tor give the ratios of the capacitances CG, CS , and CD
between the dot and, respectively, the gate, source, and
drain electrodes. In this way the dot/gate coupling α=
CG / (CG + CS + CD) = 0.78 (0.65) for the first (sec-
ond) resonance is found. These values are close to the
channel/gate coupling of 0.68 obtained independently in
3FIG. 2: a) Differential conductance vs gate voltage for a short and wide fin (L = 60 nm, W = 385 nm). b) Differential
conductance plotted vs the inverse of the temperature for the same sample. The conductance is thermally activated above 150
K. c) Barrier height vs VG changing behaviour at 300 mV (same sample). d) Measured cross section SAA for the activated
current of 4 samples with different lengths L and widths W .
the same sample from the gate voltage dependence of
the barrier height in the middle of the channel at higher
temperatures. This result indicates that the gate cou-
pling in the centre of the device remains constant and
supports the idea of a minimum in the conduction band,
as sketched in (Fig. 3 (b)). The peak spacing, ∆VG, is
the change in gate voltage that increases by 1 the num-
ber of electrons in the dot located at the silicon/oxide
interface. This quantity provides the dot/gate capaci-
tance CG = e/∆VG, and then the dot area S = CG/Cox
using the gate capacitance per unit area Cox = ox/tox
= 0.025 F / m2. The peak spacings for the same gate
length (L = 60 nm) but three different channel widths
(W = 35, 135, and 385 nm) can be compared in Fig. 4
(a). Although the patterns are not very regular, an av-
erage peak spacing of about 30 mV is obtained for all of
them, indicating similar dot areas whereas the effective
width is varied by more than a factor of 3.
E. The corner effect
The conductance patterns for three different lengths
(L = 60, 80, and 100 nm) shown in (Fig. 4 (b)) have
decreasing average peak spacings (∆VG = 39, 24, and
6 mV, respectively) and therefore increasing dot areas
(SAA = 160, 270, and 1100 nm
2). However, these areas
are not strictly proportional to the gate length, so that
the actual width could be length dependent or the actual
dot length could be smaller than the gate length for very
short fins. If it is assumed that the dot length equals the
gate length, we obtain 2.7, 3.4, and 11 nm for the dot
width, i.e., a small fraction of the total Si/oxide interface
width Weff = W + 2H = 150 - 500 nm. The observation
of similar dot widths of a few nanometers for different fin
widths of hundreds of nanometers is consistent with the
idea of a dot located at the edge of the fin and thus with
the corner effect [8, 9].
F. Temperature dependence of the conductance
peaks
In addition to a large charging energy Ec = α e∆ VG,
these dots also have a large quantum level spacing ∆E,
as can be deduced from the temperature dependence of
the conductance peaks in Fig. 3 (c). When the temper-
ature is lowered below the level spacing, the tunnelling
process involves a single quantum level at a time and the
peak height starts to increase above the high tempera-
ture value [2]. The crossover from the classical to the
quantum regime of Coulomb blockade being around 15
4FIG. 3: a) Conduction band edge profile with the highest barrier in the channel or in the access regions below the spacers (sp.)
depending on the gate voltage. b) Band edge along the gate oxide interface (1) in the contacts, (2) in the barriers, and (3) in
the channel. The corner effect produces two channels with low barriers at the wire edges. (c) Differential conductance vs gate
voltage for a short and wide channel (L = 60 nm, W = 385 nm) showing Coulomb blockade peaks up to high temperatures (20
K steps). d) Stability diagram, i.e.: conductance vs gate and bias voltages at 4.2 K. The circle indicates a zero bias conductance
peak, which develops into a triangular sector at finite bias.
K, it is possible to estimate the level spacing to be about
1.3 meV. If the value L = 60 nm is used for the gate
length, in the expression ∆E = 3pi2~2 / 2m∗L2 for the
energy separation between the first and second states of a
one-dimensional system, a level spacing ∆E = 1.6 meV,
similar to the experimental estimation, is found.
This result supports the idea of a long dot extending
over the whole gate length (assumed above to extract the
dot width from the dot/gate capacitance).
G. Conclusion of section II
In doped channel FinFETs, experiments show the ex-
istence of a few nanometers wide edge channel, which
shows itself in the activated current amplitude, the
Coulomb blockade peaks spacing, and the quantum levels
spacing. These channels are formed along the edges the
devices due to an enhanced band bending called corner
effect. To utilise the full FinFET cross section for elec-
tron transport with a homogeneous current distribution,
a lower sub-threshold current, and a larger on/off current
ratio, this corner effect should be reduced. Better devices
should have rounder corners on the scale of the depletion
length and a lower doping concentration in the channel.
II. TRANSPORT IN UNDOPED N-FINFETS
Section I showed that, in doped FinFET the geometry
and the mechanisms of sub-threshold transport are af-
fected by the presence of screening. This screening may
results in a reduction of active transistor area (i.e.: cor-
ner effect) and in a sub-threshold swing (SS) degradation.
Several models predicted that the introduction of an un-
doped channel FinFETs avoids the formation of the cor-
ner effect [8, 9] in these devices. However, we have found
that even the undoped channel devices have a non-trivial,
gate voltage (VG) dependent current distribution, there-
fore there is a necessity to develop tools that could be
used to investigate current distribution even in these in-
trinsic channel devices [3]. Design insights could be used
to improve device characteristics towards their scaling to
the nanometers size regime.
A. Introduction to transport in undoped devices
For undoped FinFETs and for widths smaller than 5
nm, full volume inversion is expected to arise ([11] and
references therein). Wider devices are expected to be in
the regime of weak volume inversion (where the bands in
5FIG. 4: Differential conductance vs VG at 4.2 K for several devices. a) Short fins (L= 60 nm) of different widths (W = 35,
135, 385 nm) have a similar peak spacing. b) Devices with longer fins (L = 60, 80, 100 nm) have a smaller peak spacing (the
widths are different). The curves have been shifted for clarity.
the channel closely follow the potential of VG) only for
VG  Vth [11, 12]. Several groups have theoretically in-
vestigated the behaviour of such weak volume inversion
devices using both classical [9], and quantum [13] compu-
tational models, but no experimental method that yields
information on the location of the current-carrying re-
gions of the channel exists prior to the work discussed in
this section. Taur has studied this problem analytically
for an undoped channel with double gate (DG) geometry,
using a 1-D Poisson equation [12]. The main conclusion
emerging from this work is that, when the gate voltage is
increased, a crossover takes place between the behavior
of the channel at VG  Vth, and at VG ∼ Vth, caused
by screening of induced carriers which subsequently in-
crease the carrier density at the gate-channel interface.
This section describes the first experimental observation
of this prediction, furthermore the results of a 2D model
are compared with experimental data, keeping in mind
that the physical principles of this are fully analogues to
the 1D case of Taur.
B. Experimental results
Conductance versus temperature traces for a set of 8
undoped FinFET devices with the same channel length,
(L = 40 nm), and channel height, (H = 65 nm), but
different channel widths, (W = 25 nm, 55 nm, 125 nm
and 875 nm) are studied in this section. The discus-
sion is focused on one device for each width since the
same behavior for each of the devices of the same width
is found consistently. The devices consist of a nanowire
channel etched on a 65 nm Si intrinsic film with a wrap-
around gate covering three faces of the channel (Fig. 5
(a) and Fig. 5 (b)) [14]. They have a geometry iden-
tical to the ones of the previous section I [2], but their
channels are completely undoped. In the devices of this
study, an HfSiO layer isolates a TiN layer from the in-
trinsic Si channel [14]. Differential conductance data are
taken at VSD = 0 mV using a lock-in technique. Fig.
5 (c) shows the G/T versus 1000/T data obtained from
the G versus VG data taken at different temperatures (in-
set in Fig. 5 (c)). Using the data of Fig. 5 (c), results
for the source (drain)-channel barrier height, Eb, versus
VG dependence and for the active cross-section area of
the channel, SAA, versus VG dependence can be extrapo-
lated using the thermionic fitting procedure as described
in section I. The important fact is that SAA can, also in
the undoped case, be interpreted as a good estimation
of the portion of the physical cross section area through
which the transport preferentially occurs. Note that Eq.
(1) has only two parameters, SAA and Eb, and the ac-
curacy obtained in the fits made using this equation [27]
demonstrates the validity of the use of this model for the
study of sub-threshold transport also in these undoped
channel FinFETs.
[27] R ∼ 0.99 for all fits of devices with width 6 125 nm, as shown
in the Fig. 5 (c)
6FIG. 5: a) Scanning Electron Microscope (SEM) image of typical FinFETs studied in this section. b) Schematic view of the
FinFETs as in Fig. 1. The gate (light yellow) covers three faces of the channel (dark grey). L, H and W represent the channel
length, height and width respectively. The physical cross-sectional area is shown in light grey. c) Fits used to extrapolate Eb
and SAA in one of our W = 55 nm device. In the inset, differential conductance versus VG data, for different temperatures, are
shown.
C. Evolution of the Barrier Height with Gate
Voltage
Fig. 6 (a) examines the barrier height as a function of
VG. An expected decrease in Eb while increasing VG is
observed (as for doped devices, see Fig. 2 (c)). The inset
of Fig. 6 (a) shows that, this effect is less pronounced for
a wider device. The decrease is to be attributed to short-
channel effects (SCE’s) that influence the electronic char-
acteristics even at low bias. This trend is also reflected
by the data of Table I, where the coupling factors ob-
tained from our thermionic fits, α1=dEb/dVG [28], show
a decrease for increasing width.
[28] see also previous section I, thus the electrostatic coupling be-
tween the gate and the bulk of the channel
1. Capacitive coupling
In Table I, the coupling between the potential of the
channel interface and VG, α2, extracted from Coulomb
blockade (CB) measurements (at 4.2 K) of confined states
that are present at the Channel/Gate interface [15] is
also shown. α2, is found to be a constant indepen-
dent of W . In CB theory, α2 is the ratio between the
electrochemical potential of the confined states and the
change in VG. This ratio can be estimated from the so
called stability diagram [2] as it is shown in the pre-
vious section I. Overall, these results lead to the con-
clusion that the coupling to the channel interface re-
mains constant for increasing W , whereas the coupling
to the centre of the channel does not. In the 875 nm
devices, SCEs are so strong (see inset Fig. 6 (a)), that
the thermionic theory loses accuracy; hence the results of
these devices will not be discussed any further. All the
Eb versus VG curves, as depicted in Figure 6 (a), cross
each other at around 0.4 V (outlined by the black circle),
before complete inversion of the channel takes place at
Vth ∼ 0.5 V [14]. This suggests that for these devices
and at VG = 0.4 V, the work function of the TiN is
7FIG. 6: Data obtained using the model of Eq. 1: a) Eb versus VG for one device for each width from 25 nm to 125 nm. In the
inset, calculated Eb versus VG for all device widths are shown. b) Results of the dependence of the active cross section, SAA,
versus VG obtained for all devices with W 6 125 nm.
equal to the affinity of the Si channel in our devices (flat
bands condition). The same value has also been verified
in other measurements using capacitance-voltage (C-V )
techniques [16], independently from the W of the chan-
nel. This fact confirm, that, also for these devices, simi-
larly to the ones described in section I, activated trans-
port over the channel barrier is indeed observed. How-
ever, for these undoped devices, the barrier is formed by
the Metal/Oxide/Semiconductor interface, which at VG
= 0.4 V will not dependent on W . The crossing point in
Fig. 6 (a) is not located exactly at Eb = 0 meV, but is
at 50 meV. This feature is attributed to the presence, at
the Channel-Gate boundary, of interface states (already
found in CB measurements) that can store charge, repel
electrons and therefore raise-up the barrier by a small
amount. In Si/SiO2 systems that have been studied in
the past, these states were estimated to give an energy
shift quantifiable between 70 and 120 meV [15], in line
with the data of this section.
Width (nm) α1 α2
25 1 0.7
55 0.7 0.8
125 0.14 0.8
875 0.03 0.8
TABLE I: Summary of the characteristics gate channel ca-
pacitive coupling of devices reported in this study, obtained
from the results of Fit as in Fig 2a (α1) and from Coulomb
Blockage (CB) measurements at 4.2 K (α2).
D. Evolution of the Active Cross Section with
Gate Voltage
The data of SAA for these undoped FinFETs show a
surprising different evolution with increasing VG’s if com-
pared to what has been observed in the previous section
I for doped channel devices. Fig. 6 (b) shows SAA as a
function of VG extrapolated using Eq. (1). These results
are then compared to the analytical model [12] discussed
before and to the self-consistent simulations performed
as described in [17–20]. At low VG, devices with W =
25 nm show an active cross-sectional area of around 1000
nm2 (see Fig. 6 (b)). This is almost equal to the phys-
ical cross sectional area of the channel at these widths.
At higher VG, the active cross-sectional decreases to a
few nm2. The interpretation of this data is as follows:
at low VG, transport in these devices is uniformly dis-
tributed everywhere in the physical cross-section of the
channel (weak volume inversion). But with the increase
of VG, an increase of carrier density in the region near
the interface, which leads to a reduction of SAA, arise.
This interpretation corresponds with the screening mech-
anism discussed in Ref. [12]. Subsequently the action of
the gate on the centre of the channel is suppressed. De-
vices that have 55 nm and 125 nm widths behave in a
fashion similar to the ones with 25 nm, but show a less
pronounced decreasing trend and counter intuitive small
values for SAA, as a progressive reduction of α1 (i.e.: of
the gate-to-channel coupling) for increasing W is indeed
observed. This is not a surprise as the barrier in these
larger devices is lower and more carriers are allowed to
migrate to the interface enhancing the screening effect.
These results give, for the first time, an experimental
insight into the mechanisms of conduction in undoped
FinFETs.
8FIG. 7: Current distributions, for a) VG = 0 mV, b) VG = 400 mV, obtained using TB simulations for a geometry having L =
65 nm and W = 25 nm. Comparison of the simulated c) Eb and d) SAA with the experimental data for a W = 25 nm device.
E. Comparison with simulation
State-of-the-art-simulations, done using an atomistic
10 band sp3d5s∗ Tight-Binding (TB) model [19, 21], have
been used to perform electronic structure calculation,
coupled self-consistently with a 2D Poisson solver [17],
and terminal characteristics using a ballistic top of the
barrier (ToB) model [18] have been obtained. Due to the
extensively large cross-section of the device that com-
bines up to 44,192 atoms in the simulation domain, a
new NEMO 3D code [19] has been integrated into the
top of the barrier analysis [18]. This expanded modelling
capability has made possible to compare experiment and
simulations results. The effects of the variation of the
potential in the source-drain direction are not expected
to play a role in the simulated devices since VSD is very
small [3, 18]. Also, the gate length is long enough to sup-
press the tunnelling current from source to drain [3, 18].
In fact, using a geometry identical to the one of the Fin-
FETs used in these experiments, with W = 25 nm, H
= 65 nm and under similar biases, the simulated current
distribution shows a crossover from a situation of weak
volume inversion at VG = 0 mV (Fig. 7 (a)) to a situa-
tion of transport confined prevalently at the interface at
VG = 400 mV (Fig. 7 (b)).
The simulated spatial current distribution (Fig. 7)
gives a good indication of where the mobile charges pre-
dominately flow in the channel. From calculation too,
a reduction of SAA with increasing VG is obtained, see
Fig. 7 (d). However, this reduction is not as sharp as
in the experimental data, as these simulations have been
performed at T = 300 K and also due to the absence of in-
terface states (expected to enhance the effect of screening
in real devices as it will be discussed in the following sec-
tion III) [2, 15]. As a final benchmark to this experimen-
tal method, the results of the TB simulations have been
used to calculate the current and the conductance at dif-
ferent temperatures and to extract, using again Eq. (1),
simulated Eb and SAA for a W = 25 nm device. In fact,
in Figure 7 (c) and 7 (d), the simulated values are com-
pared to the experiments and it is found that it is pos-
sible to predict experimental results with good accuracy,
although the simulations overestimate the values of SAA
(probably for the same reasons discussed for Fig. 7 (b)).
In any case, the comparison between experimental and
simulation give a demonstration of the reliability of the
method developed in this section [3]. This opens the
way of its systematic use to obtain information about
the magnitude and the position of carriers in FET de-
9vices in general and not only in FinFET structures. In
these investigations, possible modifications of A∗ due to
the constrained geometry [22] of the devices have been
neglected, as it is found to be negligible, and tunnelling
regimes of transport [23] have been excluded due to dif-
ferent temperatures dependences.
F. Conclusion of section III
In conclusion, the results presented in section II are
the first experimental study of the behaviour of the ac-
tive cross-section area as a function of VG for undoped
FinFETs. In particular, conductance traces for a set of
undoped FinFETs having the same channel length and
height but different width, together with TB simulations
for the device of W = 25 nm have been presented. For all
these small devices (W 6 125 nm), a mechanism of inver-
sion of the bands from flat band to band bending in the
interface regions respectively, all as a function of VG, has
been proposed and demonstrated. Therefore this section
discusses the first ever direct observation of the theoreti-
cal results suggested by Taur. The validity of thermionic
approach as a tool for the investigation of sub-threshold
transport in undoped FET devices has been confirmed
and some answers to the fundamental technological ques-
tions, such as how to localise and quantify areas of trans-
port have been provided.
III. INTERFACE TRAP DENSITY
METROLOGY OF UNDOPED N-FINFETS
A. Introduction
In the previous sections I and II, it has been demon-
strated that, by using thermionic emission, it is possi-
ble to measure (1) the active channel cross-section area
(SAA) (see Fig. 8 (b)), and (2) the source to channel bar-
rier height (Eb), hence opening new ways to investigate
FinFETs. Furthermore, in section II, it was found that
for undoped FinFETs, although the trends of the SAA
values obtained by mean of experiments and of theoret-
ical simulations were identical, differences in the abso-
lute values were observed. These differences were found
to be caused by the presence of interface states at the
metal-oxide-semiconductor interface of the experimental
devices [3, 24]. These states can trap electrons and en-
hance screening, therefore reducing the action of the gate
on the channel, and as a final result, a decrease in the ab-
solute value of SAA in the experimental data is observed.
Typical Dit frequency or time dependent measurements
cannot be performed on ultimate devices but only on
custom designed structures [25]. Such custom structures
may only be partially reflective towards the possibly sur-
face orientation-dependent and geometry-dependent Dit.
FIG. 8: (a) Scanning-electron-microscope (SEM) image of a
Si n-FinFET with [100] channel orientation and single fin. (b)
The schematic of the cross-sectional cut in the Y-Z plane of a
typical tri-gated FinFET. The active cross-section (SAA) is in
gray, H andW are the physical height and width, respectively.
(c) Ballistic top of the barrier model employed for calculating
the thermionic current in the FinFETs.
B. Aim of the section
In this section, a simple set of methods for the direct
estimation of Dit in ultimate devices is provided. The
comparison between the values of Dit obtained with these
two methods and the values obtained using a method im-
plemented in the past [25] show similar trends. A new
approach to trap density metrology is of critical impor-
tance as CMOS scaling takes device dimensions into the
nanometer regime. At these scales, quantities such as
Dit can vary rapidly with device geometry, rendering old
techniques inadequate as they cannot be applied directly
in these ultra-scaled devices.
In this section it is shown that, by using simple mathe-
matical manipulations and the difference between experi-
mental and simulated values of SAA and of the capacitive
coupling, α (see previous sections), it is possible to infer
the value of the interface trap density (Dit). Further-
more, to shed more light into the complicated transport
phenomena that can arise in these undoped FinFETs,
the work of previous sections is expanded and more care-
ful investigations of the evolution of SAA and of Eb are
performed. For theoretically investigating these devices,
the atomic representation is used. The band structure
is obtained using a 10 band sp3d5s∗ Tight-Binding (TB)
model with spin orbit coupling (SO) [17, 21, 26], which
is confirmed to be well suited for modelling the band-
structure of these confined silicon channels, since TB can
easily take into account the material, geometrical, strain
and potential fluctuations at the atomic scale [17]. This
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model takes also into account the coupling of the conduc-
tion and the valence bands which is neglected in simple
models like the effective mass approximation (EMA). As
shown in Section II, semi-classical ‘Top of the barrier’
(ToB) model accurately captures the thermionic trans-
port (Fig. 8 (c)) [3, 17, 18], the same model can also shed
more light on the inner details of the transport which is
discussed next.
C. New implementation of interface trap metrology
In the undoped devices studied here, qualitatively sim-
ilar theoretical and experimental trends for the active
cross section area versus VG and barrier height versus VG
are found [3]. However, the theoretically obtained values
quantitatively over-estimated the experimental values.
The reduced experimental values can be attributed to the
presence of interface traps in these FinFETs [4, 24, 25].
The effect of interface traps on the channel property are
even more dominant in the extremely thin FinFETs [4].
In this section it is shown how this difference in SAA and
Eb can be utilised for the direct estimation of the inter-
face trap density (Dit) in FinFETs, thereby eliminating
the need to implement special FinFETs geometries to de-
termine Dit [25] and providing a new tool for performing
interface trap metrology.
This paragraph has been divided into the following sec-
tions. Section III D provides the details about the Fin-
FETs for which interface trap density metrology has been
implemented and the fundamentals of the experimental
procedures which are in line with sections I and II. The
details about the self-consistent calculations are provided
in Sec. III E and more insight on the theoretical extrac-
tion of Eb and SAA is outlined in Sec. III F. Section III G
provides the details of the two procedures for obtaining
the interface trap density. The theoretical and experi-
mental results and the discussion on them are given in
Sec. III H, while Sec. III I discussed current distribu-
tions. The conclusions are summarised in Sec. III J.
Label H W L Channel H2
(nm) (nm) (nm) Orientation (X) anneal
A 65 25 40 [100] Yes
B 65 25 40 [100] No
C 65 ∼5 40 [100] No
D 40 18 40 [110] Yes
E 40 18 40 [110] Yes
F 40 ∼3-5 40 [110] Yes
G 65 ∼7 40 [100] Yes
TABLE II: Table 2. Si n-FinFETs used in the trap metrology
study along with their labels. The surface hydrogen annealing
detail is also shown. The channel is intrinsic Si, while the
source and the drain are n-type doped for all the FinFETs.
D. Device and experimental details
The undoped n-FinFETs used in this work (A − G,
see table II) consist of nanowire channels etched on a Si
intrinsic film with a wrap-around gate covering the three
faces of the channels (Fig. 8 (a)) [14] identical to the
ones discussed in section II. FinFETs with two different
channel orientations of [100] ((FinFETs A-C and G)) and
[110] ((FinFETs D-F)) have been used (see Table II). All
the FinFETs have the same channel length (L = 40 nm).
The channel height (H) is either 40 nm or 65 nm (Table
II). The channel width (W ) varies between 3 to 25 nm.
An HfSiO (high-κ) layer isolates a TiN layer from the
intrinsic Si channel [14]. These FinFETs have either one
channel (FinFETs A-C and G) or ten channels (FinFETs
D-F). These devices have two different surface treatments
(with or without H2 annealing) as shown in Table II.
Measurement procedure: The experimental value of Eb
and SAA are obtained using the differential conductance
method introduced in sections I and II. The conductance
data are taken at VSD = 0 V using a lock-in technique.
The full experimental method and the required ambient
conditions have been outlined in detail in Ref. [3]. In the
next section we discuss the theoretical approach to cal-
culate the values of Eb and SAA in tri-gated n-FinFETs.
E. Modelling approach
To obtain the self-consistent charge and potential, and
transport characteristics in the n-FinFETs, the elec-
tronic structure is calculated using an atomistic 10 band
sp3d5s∗ semi-empirical Tight-Binding (TB) [21] as dis-
cussed in the previous section II. Using thermionic fit-
ting procedure [3], Eb, α and SAA can be extracted using
the experimental and theoretical conductance (G) using
Eq. (1) for a 3D system [1]. This equation will hold only
when the cross-section size of the FinFET is large enough
(i.e.: W , H > 20 nm) to be considered a 3D bulk system.
In this study, SAA is extracted for FinFETs with W(H)
≈ 25 nm (65 nm). When the 3D approximation is not
true anymore (i.e.: W or H . 20 nm), only Eb and α can
be correctly extrapolated [3]. Since the FinFETs studied
here show (i) negligible source-to-drain tunnelling current
and (ii) reduced SCEs [3], the ToB model is applicable to
such devices [18]. For the simulations, all the FinFETs
are n-type doped in the source and drain to a value of
5×1019cm−3. A 1.5 nm SiO2 cover is assumed. Next we
discuss more in detail the procedure used to calculate Eb
and SAA.
F. Extraction of Barrier Height and the Active
Cross Area Section
For pure thermionic emission any carrier energetic
enough to surmount the barrier from the source to the
channel (C) (Fig. 8 (c)) will reach the drain provided
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the transport in the channel is close to ballistic. The
Source/Drain in FETs are typically close to thermal and
electrical equilibrium (since heavy scattering in the con-
tacts is assumed which leads to instantaneous carrier re-
laxation). This allows us to make the assumption that
most of the carriers in the Source/Drain are thermalized
at their respective Fermi-levels (Efs, Efd in Fig. 8 (c)).
Also the channel potential (Uscf ) can be determined un-
der the application of VG using the self-consistent scheme
[18, 19]. Hence, for the source-to-channel homo-junction
inside a FET, the barrier height (Eb) can be determined
as a function of VG,
Eb(VG) = Uscf (VG)− Efs. (2)
This definition of Eb implicitly contains the temperature
dependence since the simulations are performed at dif-
ferent temperatures (T ) which feature in the Fermi dis-
tribution of the Source/Drain, but, as it will be shown in
section III H, the temperature dependence of Eb in the
sub-threshold region is very weak. Therefore, all the the-
oretical Eb results shown in this section are at T ≈ 300
K.
The study of thermionic emission model is applicable
when the barrier height is much larger than the thermal
broadening (Eb  kBT [1]). For this reason, Eq. (2)
works only in the sub-threshold region where Eb is well
defined [18] and once the FinFET is above the threshold,
Eb (≤ KBT ) is not a well defined quantity anymore [18].
Furthermore, when the cross-section size of the FinFET
is not large enough (i.e.: W , H 6 20 nm) to be considered
in a 3D bulk limit, SAA cannot be extracted using Eq.
(1) since the system is close to 1D. For a 1D system the
G, under a small drain bias (VSD) at a temperature T,
is given by the following (for a single energy band),
G1D =
2e2
h
·
[
1 + exp(
Eb(VG)
kBT
)
]−1
(3)
where h is the Planck’s constant. Since Eq. (3) lacks any
area description, G for 1D systems is no more a good
method to extract SAA. Below we will present an ap-
proach to solve this problem and to distinguish a 1D sys-
tem from a 3D system. A part of all these limitations
and as described in the previous sections I and II, SAA
can be extracted using Eq. (1).
G. Trap extraction methods
In Ref. [3], see also section II, it was observed that the
active cross-section area (SAA,sim) obtained theoretically
is over-estimating the experimental value (SAA,exp). In
the results section III H it will be further shown that also
the theoretical Eb value can over estimate the experi-
mental Eb value. These mismatches can be attributed
to the presence of traps at the oxide-channel interface
of multi-gate FETs where these traps can enhance the
electro-static screening and suppress the action of the
gate on the channel [3, 24, 25]. This simple idea is a
powerful tool used for the estimation of interface trap
density (Dit) in these undoped Si n-FinFETs.
Method I: Interface Trap Density from Active
Area
Based on the difference between the simulated and the
experimental active area (SAA) values, a method to cal-
culate the density of interface trap charges, σit, in the
FinFETs is outlined. The method is based on the as-
sumption that the total charge in the channel at a given
VG must be the same in the experiments and in the sim-
ulations. This requirement leads to the following,
SAA,sim ·Lch ·ρsim = SAA,expt ·Lch ·ρexpt+ e ·σit ·Lch ·P
(4)
where SAA,sim (SAA,expt) is the simulated (experimental)
active area, P is the perimeter of the channel under the
gate (P = W + 2H) and ρsim (ρexpt) is the simulated
(experimental) charge density. Close to the oxide chan-
nel interface it is possible to locally assume that ρexpt is
obtained from ρsim and σit as,
ρexpt = ρsim − ρit = ρsim − (e · σit · P )/(W ·H) (5)
Using (4) and (5) the final expression for σit is obtained
as,
σit(VG) =
ρsim(VG)SAA,sim(VG)
e · P (6)
×

[
1− SAA,expt(VG)SAA,sim(VG)
]
[
1− SAA,expt(Vgs)W ·H
]
 [#/cm2]
This method is useful for wider devices for which Eq. (1)
is valid. For very thin FinFETs (close to a 1D system)
this method cannot be utilized .
Assumptions in Method I: In the calculation of σit several
assumptions were made. The extra charge contribution
completely stems from the interface trap density (Dit)
and any contribution from the bulk trap states has been
neglected. Also all the interface traps are assumed to be
completely filled which implies σit ∼= Dit. This method
of extraction works best for undoped channel since any
filling of the impurity/dopant states is neglected in the
calculation. Also the interface trap density is assumed
to constant for the top and the side walls of the FinFET
which is generally not the case [24, 25]. Orientation de-
pendent Dit for different surfaces could be included as a
further refinement.
Method II: Interface Trap Density from barrier
control
The second method does not utilize the Eb value directly
but its derivative w.r.t VG. The term α = |dEb/dVG|
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FIG. 9: Equivalent circuits (a) with interface-trap capacitance
(Cit) and (b) without interface capacitance. Cd and Cox are
the depletion and the oxide capacitance, respectively. The
idea for this equivalent circuit is obtained from page 381 in
Ref. [1].
represents the channel to gate coupling [2, 3]. The pres-
ence of interface traps weakens this coupling due to the
electrostatic screening. This method of trap extraction is
based on the difference in the experimental and the sim-
ulated α value. The α value can be represented in terms
of the channel and the oxide capacitance. The equiva-
lent capacitance model for a MOSFET with and without
interface traps (Dit) is shown in Fig. 9. The α value
can be associated the oxide, interface and semiconductor
capacitance which is given in Eq. (38) on page 383 in
Ref. [1]. This relation leads to the following,
| dEb
dVG
| = 1− Ctot
Cox
, (7)
where Ctot is the total capacitance. For the two cases, as
shown in Fig. 9, the total capacitance is given by,
Cexptot =
Cox · (Cd + Cit)
Cd + Cox + Cit
, (8)
Csimtot =
Cd · Cox
Cd + Cox
, (9)
where Cit, Cox and Cd are the interface trap capacitance,
the oxide capacitance and the semi-conductor capaci-
tance, respectively. Eq. (8) represents the capacitance
in the experimental device and Eq. (9) represents the
capacitance in the simulated device under ideal condi-
tions without any interface traps. Combining Eq. (7),
(8) and (9) and after some mathematical manipulations,
it is possible to obtain,
1
αexp
=
1
αsim
+
Cit
Cox
, (10)
Manipulating Eq. (10) gives the following relation for
Cit,
Cit = Cox ·
( 1
αsim
)
·
[αsim
αexp
− 1
]
(11)
Also Cit can be related to the interface charge density
(σit) as [1],
Cit = e · ∂σit
∂VG
(12)
where e is the electronic charge. In Eq. (11) all the values
are dependent on VG except Cox. Combining Eq. 11 and
12 and integrating w.r.t VG yields the final expression for
the integrated interface charge density in these FinFETs
as,
σit =
Cox
e
·
∫ V 2=Vth
V 1
( 1
αsim(VG)
)
(13)
×
[αsim(VG)
αexp(VG)
− 1
]
dVG [#/cm
2],
where Vth is the threshold voltage of the FinFET and
V1 is the minimum VG for which αexp/sim is ≈ 1. Of
course, the integration range for Eq. (13) is in the sub-
threshold region. This method has the advantage that
it is independent of the dimensionality of the FinFET.
Hence, Eq. (13) can be used for wide as well as for thin
FinFETs.
Assumptions in Method II: The most important assump-
tion is that the rate of change of the surface potential
(Ψ(VG)) is the same as Eb w.r.t VG. The extra charge
contribution completely originates from the density of in-
terface trap charges (σit) and any contribution from the
bulk trap states have been neglected. Also all the in-
terface traps are assumed to be completely filled which
implies σit = Dit. This method works best when the
change in the DC and the AC signal is low enough, such
that the interface traps can follow the change in the bias
sweep [1].
Limitations of the methods
To apply these trap metrology methods properly, is im-
portant to understand their limitations, which are pre-
sented in this section. One of the main limitation is how
closely the simulated FinFET structure resembles the ex-
perimental device structure. This depends both on the
SEM/TEM imaging as well the type of simulator used.
In the present case a FinFET cross-section structure is
created by using the TEM image making the simulated
structure as close to the experimental device as possible.
With the development of better TCAD tools, the prox-
imity of the simulated structure to experimental struc-
ture has increased. This allows good confidence in the
simulated conductance values then used for the interface
trap calculations. Furthermore, the simulated G is calcu-
lated as close to ideal as possible and all the differences
between the ideal and experimental G are attributed to
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the traps, which may not be true always. An important
difference between the two methods is that they are cal-
culated over different VG ranges. This is important since
the trap filling and their behaviour changes within the
VG range which should be taken into account accurately.
One must also be aware of the embedded assumption of
complete interface trap filling and the neglect of the bulk
traps.
H. Results and discussion
In this section the theoretical results as well as their
comparison with the experimental data are provided and
discussed.
Temperature dependence of the Barrier Height
FIG. 10: Temperature dependence of the simulated barrier
height (Eb) in the n-FinFET C from 140 K to 300 K, (circle
are for 140 K, down triangles for 200 K, squares for 240 K
and up triangles for 300 K). At T=300K, Vth of the FinFET
is 0.62V. The overlap of the curves at different temperatures
with VG, below Vth at 300K, shows a weak temperature de-
pendence of Eb in the sub-threshold region. The impact of
temperature becomes prominent after VG goes above Vth.
The source-to-channel barrier height has been assumed
to be temperature independent in the sub-threshold re-
gion. Figure 10 shows the results of a temperature depen-
dent ToB calculations and proves that the barrier height
(Eb) is only weakly temperature dependent in the sub-
threshold regime. In the subthreshold region, the Eb
value for FinFET C, is same at four different temper-
atures ( T = 140 K, 200 K, 240 K and 300 K). The vari-
ation with temperature becomes more prominent when
the FinFET transitions into the on-state. Since, Eb has
a weak temperature dependence in the sub-threshold re-
gion it is then possible to evaluate Eb from the 300 K
simulations only.
Evolution of the Barrier Height and of the Ac-
tive Cross Section Area with VG
Experimentally, it has been shown that, for undoped sil-
icon n-FinFETs [3], Eb reduces as VG increases. Theo-
retically, the Eb value is determined using Eq. (2) which
depends on the self-consistent channel potential (Uscf ).
As the gate bias increases, the channel can support more
charge. This is obtained by pushing the channel con-
duction band lower in energy to be populated more by
the source and drain Fermi level [17]. Figure 11 and 12
show the experimental and theoretical evolution of Eb in
FinFETs G, C and D, E, respectively. Theory provides
correct quantitative trend for Eb with VG. Few important
observations here are, (i) theoretical Eb value is always
higher than experimental value and (ii) [110] Si devices
(D and E) show larger mismatch to the experimental val-
ues. The reason for the first point is suggested to be the
presence of interface traps in the FinFETs which screen
the gate from the channel [3]. The second observation
can be understood by the fact that [110] channels with
(110) sidewalls have more interface trap density due to
the higher surface bond density [1] and bad etching on
the (110) sidewalls [25].
The active cross section area (SAA) represents the part
of the channel where the charge flows [3]. Experimentally
SAA is shown to be decreasing with gate bias since the
inversion charge moves closer to the interface which elec-
trostatically screens the inner part of the channel from
the gate [3, 4]. This gives a good indication of how much
channel area is used for transporting the charge. Figure
13 (a) and (b) show the experimental evolution of SAA in
FinFET B and E, respectively. The theoretical value of
SAA decreases with VG which is in qualitative agreement
to the experimental observation [3]. However, the abso-
lute values do not match. In fact theory over-estimates
the experimental SAA value (Fig. 13) which is attributed
to the interface traps.
Trap density evaluation
In this section the results on Dit in the undoped Si n-
FinFETs are presented:
Dit using SAA: Method I
This approach is based on method I (see section III G for
details). The calculated Dit values for FinFET B and E
are 1.06e12cm−2 and 1.81e12cm−2 (Fig.14 (a) and (b),
respectively). The Dit values compare quite well with the
experimental Dit values presented in Ref. [25] and also
shown in Table III. As expected the Dit value for FinFET
E (with [110] channel and (110) sidewalls) is higher than
FinFET B ([100] channel with (100) sidewalls). This is
attributed to the higher Dit (∼ 2×) on the (110) surfaces
[25]. The results presented in this section show ∼ 1.8×
more Dit for (110) sidewalls, in close agreement to pre-
vious experiments [25]. This method allows to calculate
the Dit in the actual FinFETs rather than custom made
FETs.
Dit using |dEb/dVG| : Method II
This approach is based on method II (see section III G
for details). The Cox value, needed in this method, is
taken as ∼0.0173 F/m2 which is assumed to be the same
for all the devices since these FinFETs have similar oxide
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Device Method Dit (10
11cm−2) FET type Obs.
L=140nm* Charge 1.725 Special body –
L=240nm* Pumping 2.072 tied FET –
A I 5.560 Std. FET H2
B
I 10.60 Std. FET anneal,
II 8.860 Std. FET reduces Dit
C II 9.26 Std. FET Thin fin, more Dit
D II 18.31 Std. FET (110) side-wall,
E
I 18.1 Std. FET thin fin,
II 15.3 Std. FET more etching,
F II 36.3 Std. FET more Dit
G II 4.33 Std. FET H2 anneal, less Dit
TABLE III: Values of Dit obtained from all the n-FinFETs (
∗ from Ref. [25]).
FIG. 11: Experimental and simulated barrier height (Eb) in n-FinFET (a) G and (b) C. Both the devices have same Vth. Both
experiment and simulation show a decreasing value of Eb with VG, but the absolute values are different.
thickness. The calculated Dit values for FinFET C and E
are 9.26e11cm−2 and 1.563e12cm−2 (Fig.15 (a) and (b),
respectively). These calculations also show that [110]
channel device (FinFET E) shows higher Dit compared
to the [100] channel device (FinFET C), again consistent
with the observations made in Ref. [25]. The advan-
tage of this method is that it can be used to obtain Dit
in extremely thin FinFETs (close to 1D system) unlike
method I which is applicable only to wider FinFETs (due
to the reasons discussed in section III F).
Discussion of the two methods and Dit trends
The Dit values for all the FinFETs used in this study are
shown in Table III. The important outcomes about the
two methods are outlined below:
• The Dit values obtained by the two methods com-
pare very well with the experimental measurement
in Ref. [25] for similar sized FinFETs (A and B).
This shows the validity of these new methods.
• The Dit values calculated using method I and II
(for B and E) compare very well with each other
which shows that the two methods are complimen-
tary [4].
• The Dit values calculated for the two similar Fin-
FETs (E and F) compare very well showing the
reproducibility of the methods.
The calculated Dit values also reflect some important
trends about the FinFET width scaling and surfaces (Ta-
ble III). The central points are :
• Hydrogen passivation considerably reduces Dit
[24]. This is observed for FinFETs A and B where
H2 passivation results in ∼ 2× less Dit in FinFET
A.
• Width scaling requires more etching which also in-
creases Dit [25]. The same trend is observed in
devices A to C and D to F (decreasing W ).
• (110) sidewalls show higher Dit compared to (100)
sidewalls [25]. The same trend is also observed for
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FIG. 12: Experimental and simulated barrier height (Eb) in n-FinFETs (a) D and (b) E. Both the devices have similar VT .
Both experiment and simulation show a decreasing value of Eb with VG, but the absolute values are different.
FIG. 13: Experimental and simulated channel active cross-section (SAA) in n-FinFETs (a) B and (b) E. Both experiment and
simulation show a decreasing value of SAA with VG, but the absolute values are different.
FinFETs A, B, C, G ((100) sidewall) compared to
FinFETs D, E and F ((110) sidewall).
I. Current distribution
The charge flow in n-FinFETs show a very strong de-
pendence on the geometrical confinement. For very small
width FinFET the entire body gets inverted and shows
a very little change in SAA with VG. For wider FinFETs
the current flow starts from a weak volume inversion and
moves to surface inversion as VG increases [3]. The the-
oretical spatial current calculation reveals similar trend
which is shown in Fig. 16 For extremely thin n-FinFETs
(W = 5 nm, H = 65 nm) the charge flow is prevalently
through the entire body (volume inversion) compared to
the wider n-FinFETs (W = 25 nm, H = 65 nm) where
the charge flows at the edges. This reflects the fact that
thinner FinFETs show better channel area utilisation for
the charge flow. However, an important practical limi-
tation comes from the fact that extremely thin FinFETs
also require more etching, which increases Dit and hence
can limit the action of thin FinFETs. The advancement
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FIG. 14: Extracted trap density using the difference in active device area (method I) for n-FinFETs (a) B and (b) E.
FIG. 15: Experimental and simulated value of α in n-FinFETs (a) C and (b) E.
of fabrication methods and strain technology may im-
prove the performance of thin FinFETs as shown by some
experimental works [11].
J. Conclusion of section IV
A new Dit determination methodology for state-of-the-
art n-FinFETs is presented. Two complementary ap-
proaches provide (a) the gate bias (VG) dependence of
Dit (Method I) and, (b) the total Dit (Method II).
The following trends are observed:
• (i) The hydrogen annealing step in the fabrication
process substantially reduces Dit in good agree-
ment with Ref. [24]
• (ii) The scaling of the W of the devices (i.e.: from
A to C or from D (E) to F ) increases the density
of interface states
• (iii) The change in the orientation of the channel
(and therefore the sidewall surface where the inter-
face traps are formed) from [100] (device A or C)
to [110] (device D (E) or F ) remarkably increases
the density of interface states
• (iv) By comparison of the value of Dit obtained for
device B in the two approaches (i.e.: see Fig. 13
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FIG. 16: Simulated spatial current distribution in the [100] undoped Si n-FinFET intrinsic with H = 65nm and (a) W = 5nm
and (b) W = 25nm. VG = 0.4V and VSD = 30mV at 300K. 5nm device shows a complete volume inversion. In the 25nm device
the current mainly flows at the edges.
and Table III) and the value of Dit obtained for
two identical devices (D and E) using the same
approach (Method II), compatibility and repro-
ducibility of the methods are demonstrated.
The reported trends are similar to the one suggested
in the literature [10, 24]. The simple Top-of-the-barrier
model, combined with Tight-binding calculations, ex-
plains very well the thermally activated sub-threshold
transport in state-of-the-art Si FinFETs. The qualita-
tive evolution of Eb and SAA with VG are well explained
by the theory. Furthermore, the mismatch in the quan-
titative values of Eb and SAA led to the development of
two new interface trap density calculation methods. The
advantage of these methods is that they do not require
any special structure as needed by the present experimen-
tal methods. Hence the interface quality of the ultimate
channel can be obtained. These methods are shown to
provide consistent and reproducible results which com-
pare very well with the independent experimental trap
measurement results. The calculated trends of interface
trap density with channel width scaling, channel orien-
tation and hydrogen passivation of the surfaces compare
well with the experimental observations. The volume in-
version observed in thin width FinFETs is more efficient,
in term of volume utilisation. However, it could lead
to a better utilisation of FETs channel only if surfaces
roughness and the density of interface traps, created dur-
ing the extreme etching necessary for these device to be
fabricated, can be reduced.
IV. FINAL CONCLUSIONS
Overall, this paper discusses how, by making use of a
classical tool such as the thermionic emission theory in
combination with state-of-the-art tight binding simula-
tions, it is possible to provide precious information on the
transport characteristics of ultra-scaled Si n-FinFETs. In
fact, it is demonstrated here that the amplitude of the
energy barrier, of the region of transport in the channel
and of the interface trap density, are all quantities that
can be directly estimated in state-of-the-art FinFETs.
Due to the rapid scaling of CMOS-FET technology, the
techniques introduced in this paper could become routine
tools for device improvement and optimisation.
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